

What is claimed is:

1. A method for determining a plurality of clock delay values, each delay value associated with a delay element on a clock line leading to a clock sink in a synchronous circuit, the method comprising:

determining an initial set of delay values; and

executing an optimization algorithm, beginning with the initial set of delay values, to arrive at a set of delay values that at least approximately meet a criteria while satisfying timing constraints associated with selected pairs of logically connected clock sinks, wherein the optimization algorithm comprises randomly modifying the set of delay values.

2. The method of claim 1 wherein the determining step comprises:

randomly selecting the initial set of delay values.

3. The method of claim 1 wherein the determining step comprises:

executing a linear programming algorithm to determine the initial set of delay values.

4. The method of claim 1 wherein the determining step comprises:

executing a quadratic programming algorithm to determine the initial set of delay values.

5. The method of claim 1 wherein the optimization algorithm is a genetic algorithm.

6. The method of claim 5 wherein determining step comprises:

determining multiple initial sets of delay values;

7. The method of claim 5 wherein the genetic algorithm comprises the following steps:

selecting parent sets of delay values;

crossing over so as to produce a child set of delay values;

- 1 mutating the child set of delay values;
- 2 evaluating how well the child set of delay values meets the criteria; and
- 3 conditionally discarding the child set on the basis of the evaluating step.
- 4
- 5 **8.** The method of claim 7 wherein the selecting step comprises:
- 6 conducting a random tournament.
- 7
- 8 **9.** The method of claim 7 wherein the crossing over step comprises:
- 9 dividing two parents into corresponding regions, wherein the number and locations
- 10 of the regions are random; and
- 11 randomly swapping corresponding regions of the parents, so as to result in two
- 12 region-by-region swapped set of delay values that are children.
- 13
- 14 **10.** The method of claim 7 wherein the mutating step comprises:
- 15 adding to each delay value in the child set of delay values a Gaussian random
- 16 variable having zero mean and a predetermined variance.
- 17
- 18 **11.** The method of claim 7 wherein the evaluating step comprises:
- 19 calculating an objective function for the child set; and
- 20 determining whether the child set satisfies the timing constraints.
- 21
- 22 **12.** The method of claim 7 further comprising:
- 23 iteratively repeating the selecting, crossing over, mutating, evaluating and
- 24 conditionally discarding steps.
- 25
- 26 **13.** The method of claim 1 wherein the optimization algorithm is a gradient search
- 27 algorithm.
- 28
- 29 **14.** The method of claim 13 wherein the gradient descent algorithm comprises the
- 30 following steps:

perturbing a set of delay values;
evaluating how well the perturbed set of delay values meets the criteria; and
conditionally discarding the perturbed set on the basis of the evaluating step.

15. The method of claim 14 further comprising:

iteratively repeating the perturbing, evaluating and conditionally discarding steps;
and
if the perturbed set is not discarded, then adjusting the values of the perturbed set
in the same direction relative to the corresponding values in the initial set.

16. The method of claim 14 wherein the perturbing step comprises
randomly perturbing the initial set of values.

17. The method of claim 1 wherein the timing constraints are defined substantially as
follows:

$$T_S + C_i + G_i + D_{ijL} < T_{CLK+} + C_j + G_j$$

$$C_i + G_i + D_{ijS} > C_j + G_j + T_H$$

where T_S is the setup time, T_H is the hold time, D_{ijL} is the longest propagation delay between a
pair of logically connected clock sinks i and j , D_{ijS} is the shortest propagation delay between a
pair of logically connected clock sinks i and j , C_i and C_j measure relative clock skew between
the sinks i and j , and G_i and G_j are the delay values for the sinks i and j out of the set of delay
values.

18. The method of claim 17 wherein the criteria is minimization of a quantity selected
from the group consisting of a quantity related to a clock frequency, a quantity related to a
sum of the set of delay values, and a quantity related to the distances of the delay values
from a target.

1 **19.** A synchronous circuit comprising:

2 a plurality of clock sinks;

3 a plurality of clock delay elements connected to the clock sinks, each clock delay
4 element having a delay value, wherein the delay values are set according to a method
5 comprising a step of determining initial values for the delay values and a step of executing
6 an optimization algorithm, beginning with the initial set of delay values, to arrive at a set
7 of delay values that at least approximately meet a criteria while satisfying timing
8 constraints associated with selected pairs of logically connected clock sinks, wherein the
9 optimization algorithm comprises randomly modifying the set of delay values.

10
11 **20.** A computer readable medium on which is embedded computer software, the software
12 comprising a program, the program performing a method for determining a plurality of
13 clock delay values, each delay value associated with a delay element on a clock line
14 leading to a clock sink in a synchronous circuit, the method comprising:

15 determining an initial set of delay values; and

16 executing an optimization algorithm, beginning with the initial set of delay values,
17 to arrive at a set of delay values that at least approximately meet a criteria while satisfying
18 timing constraints associated with selected pairs of logically connected clock sinks,
19 wherein the optimization algorithm comprises randomly modifying the set of delay values.